

11

In another embodiment, the gate structure is included between trenches **1306b** and **1306c**, with spacing L_t equaling spacing L_c . In this embodiment, the p strip immediately to the right of the gate structure between trenches **1306b** and **1306c** (i.e., the p strip corresponding to the strip along the left side of trench **1306c**) is not connected to the source and thus floats.

Other variations of the FIG. **13** embodiment are possible. For example, floating guard-rings may be used on the outside of trench **1306c** with or without field plate structure **1310**. Although cell trenches **1306a,b** and termination trench **1306c** are shown to be narrower than the cell trenches in FIG. **8**, trenches **1306a,b,c** may be widened as in FIG. **8**. Further, the width W_t of termination trench **1306c** may be designed to be different than cell that of trenches **1306a,b** if desired.

FIG. **14** is a cross sectional view showing another termination structure in combination with the cell structure shown in FIG. **8**. As shown, the termination structure includes a termination trench **1408** lined with an insulation layer **1410** along its sidewalls and bottom. A field plate **1406** (e.g., from doped polysilicon) is provided over insulation layer **1410** in trench **1408**, and extends laterally over the surface and away from the active regions.

Although the above-described termination structures are shown in combination with the cell structure in FIG. **8**, these and other known termination structures may be combined with any of the cell structures described above.

While the above is a complete description of the embodiments of the present invention, it is possible to use various alternatives, modifications and equivalents. For example, the different embodiments described above are n-channel power MOSFETs. Designing equivalent p-channel MOSFETs would be obvious to one skilled in the art in light of the above teachings. Further, p+ regions, similar to p+ regions **210a,b** in the FIG. **2** structure, may be added in the body regions of the other structures described herein to reduce the body resistance and prevent punch-through to the source. Also, the cross sectional views are intended for depiction of the various regions in the different structures and do not necessarily limit the layout or other structural aspects of the cell array. Therefore, the scope of the present invention should be determined not with reference to the above description but should, instead, be determined with reference to the appended claim, along with their full scope of equivalents.

What is claimed is:

1. A field effect transistor comprising:

a first semiconductor region having a first surface; and first and second insulation-filled trench regions each extending from the first surface into the first semiconductor region, each of the first and second insulation-filled trench regions having an outer layer of silicon of a conductivity type opposite that of the first semiconductor region, the outer layer of silicon being lightly doped silicon so that a depletion region formed in the first semiconductor region during an operation mode of the field effect transistor is extended into the first semiconductor region away from the first surface, wherein the first and second insulation-filled trench regions are spaced apart in the first semiconductor region to form a drift region therebetween, the volume of each of the first and second trench regions being greater than one-quarter of the volume of the drift region.

2. A field effect transistor comprising:

a first semiconductor region having a first surface;

12

first and second insulation-filled trench regions each extending from the first surface into the first semiconductor region, each of the first and second insulation-filled trench regions having an outer layer of silicon of a conductivity type opposite that of the first semiconductor region;

a body region extending from the first surface into the first semiconductor region, the body region being of a conductivity type opposite that of the first semiconductor region;

a source region in the body region, the source region being of the same conductivity type as the first semiconductor region;

a gate trench region extending from the first surface into the first semiconductor region; and

a gate recessed in the gate trench region extending across a portion of the body region and overlapping the source and the first semiconductor regions such that a channel region extending perpendicularly to the first surface is formed in the body region between the source and first semiconductor regions,

wherein the first and second insulation-filled trench regions are spaced apart in the first semiconductor region to form a drift region therebetween, the volume of each of the first and second trench regions being greater than one-quarter of the volume of the drift region so as to reduce output capacitance and improve thermal performance of the field effect transistor.

3. A field effect transistor comprising:

a first semiconductor region having a first surface;

first and second insulation-filled trench regions each extending from the first surface into the first semiconductor region, each of the first and second insulation-filled trench regions having an outer layer of silicon of a conductivity type opposite that of the first semiconductor region;

first and second body regions each extending from the first surface into the first semiconductor region, the first body region being laterally spaced from the second body region to form a JFET region therebetween, the first and second body regions being of a conductivity type opposite that of the first semiconductor region; and first and second source regions in the first and second body regions respectively, the first and second source regions being of the same conductivity type as the first semiconductor region,

wherein the first and second insulation-filled trench regions are spaced apart in the first semiconductor region to form a drift region therebetween, the volume of each of the first and second trench regions being greater than one-quarter of the volume of the drift region.

4. The field effect transistor of claim 3 further comprising a gate extending over but being insulated from the JFET region and a portion of the first and second body regions, and overlapping the first and second source regions such that a channel region is formed along a body surface of each of the first and second body regions between the corresponding source and JFET regions.

5. The field effect transistor of claim 3 further comprising:

a gate extending over but being insulated from each of the first and second body regions such that a channel region is formed along a surface of each of the first and second body regions between the corresponding source and JFET regions, the gate being discontinuous over a surface of the JFET region between the first and second body regions.